- 引入 MemoryRouterXL 与 v5/v6 流式多线程训练/编码管线 - 修复 prepare_memory_router_dataset 候选池重建缺陷(mega 家族 3568x 加速,输出逐字节相同) - 修复 v5 被破坏的拒答与多跳标签(train 未知样本 319 -> 16319,multi_hop 平均正例 1.00 -> 2.00) - 同存储预算下 V2-128 v6 逐轴 22/22 通过:Top-1 41.12% -> 94.62%,未知拒答 0.00% -> 100.00% - 记录三条被实测推翻的显然优化(logits_to_keep=1 反而慢 55%、XL 容量未带来收益) - 记忆手术跨架构可移植性 14/14,读写关闭时与原生模型逐位相同
16 lines
484 B
Python
16 lines
484 B
Python
"""Dynamic Memory Lab: small, reproducible architecture experiments."""
|
|
|
|
from .model import DynamicMemoryConfig, DynamicMemoryLM
|
|
from .qwen_integration import QwenDynamicMemoryModel, QwenMemoryConfig, load_qwen_base, load_qwen_dynamic
|
|
from .tiered_memory_store_v2 import TieredMemoryStoreV2
|
|
|
|
__all__ = [
|
|
"DynamicMemoryConfig",
|
|
"DynamicMemoryLM",
|
|
"QwenDynamicMemoryModel",
|
|
"QwenMemoryConfig",
|
|
"load_qwen_base",
|
|
"load_qwen_dynamic",
|
|
"TieredMemoryStoreV2",
|
|
]
|